In computer science, a system is stateful if it remembers preceding events and user interactions, and the remembered information is the state of the system.

Isn't this the identical to a system with memory in system analysis? A system with memory depends on previous inputs, the sequence of previous inputs is the memory of the system.